This letter presents a method to fabricate single-crystal silicon wires from ͑100͒ wafer and print them onto thin plastic substrates for high-performance, mechanically flexible, thin-film transistors by dry transfer printing. Electrical measurements indicate excellent performance, with a per ribbon mobility of 580 cm 2 / V s, subthreshold voltage of 100 mV/dec and on/off ratios Ͼ10 7 . The inverter shows good performance and voltage gains of ϳ2.5 at 3 V supply voltage. In addition, these devices revealed stable performance at bending configuration, an important feature essential for flexible electronic systems. © 2010 American Institute of Physics. ͓doi:10.1063/1.3409475͔
Work over the past decade has demonstrated that semiconductor materials based on organic molecules facilitate the formation of active electronics on plastic substrates at low temperature by printing techniques. 1 The range of applications is however restricted by the performance limitations of these materials. 2 Recent research focusing on this issue explores the use of high quality, single-crystal inorganic semiconducting wire/ribbons, which can be deposited on plastic by printing process. [3] [4] [5] [6] [7] The top down approach using lithography and etching processes is one of general techniques for generating these printable elements. 6, 7 In the simplest form, these top-down approaches begin with layered wafers such as silicon-on-insulator wafer or superlattices of GaAs/AlAs/SiGaAs in which the layers are patterned laterally and then lifted from the wafer. [8] [9] [10] However, for large-area electronics, the high cost associated with layered wafers makes this type of material source unattractive. To solve such issue, recent reports have demonstrated that Schottky barrier transistors can be formed on plastic substrates using semiconducting ribbons generated from lowcost, bulk Si ͑111͒ wafers. 11, 12 However, the mobility of resulting devices is relatively low because the ohmic contact is not formed between Si and metal electrodes and Si ͑111͒ wafer has the mobility anisotropic property. 13 In this letter, we report high-performance, top gate transistors and inverter on thin plastic substrates using Si wires with heavily doped contact region fabricated from bulk Si ͑100͒ wafers through a doping, etching, and transfer printing process. Figure 1 illustrates the fabrication steps to generate single-crystal semiconductor wires from bulk Si ͑100͒ wafers and scanning electron microscope ͑SEM͒ images. In the first step, a conventional, high-temperature doping process defines the regions to which Ohmic contacts can be formed between metal electrodes and the Si. After the photolithographic patterning of photoresist masking layers perpendicular to the ͗011͘ direction on the surface of a doped Si ͑100͒ wafer covered with SiO 2 ͑300 nm͒ deposited by plasma enhanced chemical vapor deposition ͑PECVD͒, buffered oxide etchant ͑BOE͒ removes the oxide to produce the exposed Si regions ͓Fig. 1͑a͔͒. An anisotropic wet etching ͑20 wt % tetramethylammonium hydroxide ͑TMAH͒ solution at 100°C͒ creates trenches in the exposed Si regions ͓Fig. 1͑b͔͒. The head of the trench is covered with photoresist through photolithography ͓Fig. 1͑c͔͒. Further isotropic reactive ion etcha͒ Author to whom correspondence should be addressed. Electronic mail: ahnj@skku.edu.
FIG. 1.
͑Color online͒ Schematic illustration of steps to generate Si wires from a bulk Si ͑100͒ wafer ͓͑a͒-͑d͔͒ and SEM images of the fabricated Si wires and the wafer surface after its lift-off ͓͑e͒ and ͑f͔͒. ͑a͒ Define the doping region on a Si ͑100͒ wafer by photolithography and diffuse the dopant via rapid thermal annealing. Deposit SiO 2 by PECVD ͑100 nm͒ and remove the oxide with BOE to produce the exposed Si regions. ͑b͒ Etch the exposed Si by TMAH for trench formation. ͑c͒ Make etch mask through photolithography to protect the head of Si trench caused by SF 6 plasma during isotropic RIE process. ͑d͒ To generate freestanding Si wire, continue etching of the unprotected Si. ͑e͒ SEM image of the fabricated Si wires during RIE. ͑f͒ SEM image of the mother wafer after retrieval of the wires. To demonstrate the utility of these Si wires as flexible devices, an array of top gate N-type metal-oxidesemiconductor field effect transistors ͑NMOSFETs͒ was fabricated. A flat elastomeric stamp of poly ͑dimethylsiloxane͒ ͑PDMS͒ with Si wires lifts the wires from the wafer by van der Waals forces between PDMS and the wires ͓Fig. 2͑a͔͒. These wires on PDMS can be transferred onto a polyimide ͑25 m͒ substrate, which is coated with UV-curable adhesive to improve bonding between the wires and substrate. Atomic force microscope ͑AFM͒ image of transferred Si wires onto a plastic substrate via a high yield printing process ͑Ͼ99%͒ reveals that the wires are well aligned without destroying the orientation and any cracking of the wires ͓Fig. 2͑b͔͒. Line-cuts through the AFM image show the wire width of ϳ3 m and the surface profiles of Ϯ20 nm, indicating that the wires are deeply embedded in the adhesive and the device surface is quite flat. The gate dielectric layer consists of a layer of 100 nm thick SiO 2 deposited by PECVD. Source, drain and gate electrodes ͑Au/Cr: 100/5 nm͒ for transistor as well as the device interconnects needed to form circuits are defined in a single step by photolithography and lift-off ͓Fig. 2͑c͔͒. Figure 3͑a͒ presents optical images of an array of NMOSFETs on polyimide sheets wrapped around the cylinder bar with diameter of 10 mm and a device structure schematic. Figures 3͑b͒ and 3͑c͒ show the current-voltage and the transfer characteristics of a typical NMOSFET that has a channel length ͑L c ͒ of 6 m and channel width ͑W c ͒ of 160 m and a top view of a typical transistor ͓inset of Fig.  3͑b͔͒ . The devices show the on/off ratio of Ͼ10 7 , with a threshold voltage of ϳ2.5 V and subthreshold voltage of 100 mV/dec. The per ribbon mobility in the linear regimes is 580 cm 2 / V s ͑fill factor ϳ30%, effective device mobility ϳ175 cm 2 / V s͒. These electrical performance parameters is somewhat better than those previously reported on the Schottky barrier transistors fabricated using Si ͑111͒ wafers ͑The per ribbon mobility ϳ207 cm 2 / V s, on/off ratio Ͼ10 4 , and subthreshold voltage Ͼ350 mV/ dec͒. 11, 12 To study the mechanical properties of devices, we performed bending test in the channel transport direction. The inset of Fig. 3͑c͒ shows the result of the frontward and backward bending tests on NMOSFETs at strain values up to 0.38%, corresponding to a bending radius of 4 mm. For this range of strains, we observed only small changes in eff / 0eff ͑where 0eff and eff are the effective device mobilities in the unbent and bent states, respectively͒. These results suggest that the singlecrystal Si wire transistors may have good flexibility properties, even at the bending radii of 4 mm.
High performance Si wire-based transistors of this type can be integrated into circuits using similar types of processing techniques. An NMOS inverter represents one of the simplest examples. Figures 4͑a͒ and 4͑b͒ present an image of the setup of the frontward and backward bending tests on in -FIG. 2 . ͑Color online͒ Schematic illustration of the process for transfer printing Si wire onto the desired substrates. ͑a͒ Get the freestanding Si wires from source wafer using elastomeric stamp of PDMS. ͑b͒ Arranged wires on PDMS can be transferred onto a polyimide substrate with a help of adhesive to improve bonding between the wires and substrate ͑left͒. Line-cuts through the AFM image shows the wires prominent ϳ20 nm from surface, indicating that the wires sank down to adhesive ͑right͒. ͑c͒ Image of generated flexible NMOSFETs on polyimide substrate. Fig. 4͑d͒ shows the variation in the normalized gain with hundreds of bending cycles. These results show slight but nonsystematic variation in electrical properties of circuits.
In conclusion, the methods described in this paper constitute a potentially low cost fabrication route for Si wires from bulk Si͑100͒ wafers. They represent a printable form of single-crystal Si wires with properties suitable for constructing high performance devices on flexible plastic substrates. Our preliminary results suggest that individual devices of this kind can be integrated into complex circuits with functionalities appropriate for diverse applications. 
